Reg. No:

## SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTUR

(AUTONOMOUS)

## **B.Tech II Year II Semester Supplementary Examinations March 2021** COMPUTER ORGANIZATION AND ARCHITECTURE

		(Electronics & Communication Engineering)		
Ti	me	: 3 hours Max. Marks:	60	
(Answer all Five Units $5 \times 12 = 60$ Marks)  UNIT-I				
1		Demonstrate how the Compatibility between CPU & Bidirectional IO components are devised using its interfacing modules?	6M	
	b	Construct and explain the 2-dimensional organization of 8x2 ROM Chip.  OR	6M	
2	a	Identify the crucial features to design the instruction set architecture for a specific purpose processor.	6M	
	b	List out the features of different levels in computer programming languages.  UNIT-II	6M	
3		With a neat schematic, explain the steps involved in fetch and decode phases using register transfer instructions.	6M	
		Illustrate the phases of Interrupt Cycle with a neat flowchart.  OR	6M	
4	a b	Write the basic instruction formats for IO, Register & Memory Reference instructions.  Implement hardware for multiplying Two fixed-point binary numbers in signed-	6M	
		magnitude representation along with its flowchart.  UNIT-III	6M	
5		Design and implement 4-bit Arithmetic unit which performs ADD, ADD with carry, SUB, Sub with borrow, Increment and decrement operations.	8M	
	b	Demonstrate the general configuration of Micro programmed Control unit with a neat block diagram.	4M	
6	•	OR Tabulate the logical and shift micro expections with its DTL notations	ĊN/I	
6		Tabulate the logical and shift micro operations with its RTL notations.  Explain about address sequencing in control memory with neat diagrams.	6M 6M	
_		UNIT-IV		
7		Explain the mechanism involved in Magnetic Disks and Magnetic Tapes.	6 <b>M</b>	
	D	With practical Examples, Explain the connection of I/O bus to input-output devices and it Specifications.	<b>6M</b>	
	OR			
8	a	Illustrate the mapping process involved in transformation of data from main to Cache memory.	6M	
	b	Explain Daisy-Chaining priority & Parallel priority Interrupt with its hardware diagram.  UNIT-V	6M	
9		Demonstrate the pipeline organization for following example Ai*Bi+Ci for i =1,2,3,  Differentiate tightly coupled and loosely coupled multiprocessors.  OR	8M 4M	
10	a b	With examples, Explain four segment CPU pipeline and Timing of instruction pipeline. Illustrate serial & parallel arbitration produces in a shared multiprocessor environment.	6M 6M	